Part Number Hot Search : 
00AXI 03DRL TE5544N H2106A01 B7220 74AC3 SA101 934512
Product Description
Full Text Search
 

To Download 2ED020I12FA Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  data sheet 1 rev. 3.1 www.infineon.com 2016-04-05 2ED020I12FA dual igbt driver ic sp001054678 1 overview main features ? dual channel isolated igbt driver ? for 600v/1200v igbts ? 2 a rail-to-rail output ? vcesat-detection ? active miller clamp product highlights ? coreless transformer isolated driver ? basic insulation according to din en 60747-5-2 ? basic insulation recognized under ul 1577 ? integrated protection features ?suitable for operation at high ambient temperature ? aec qualified typical application ? drive inverters for hev and ev ? auxiliary inverters for hev and ev ? high power dc/dc inverters description the 2ED020I12FA is a galvanic isolated dual channel igbt driver in pg-dso-36 package (32 pins) that provides two fully independent driver outputs with a cu rrent capability of typically 2a. all logic pins are 5v cmos compatible and coul d be directly connected to a microcontroller. the data transfer across galvanic isolation is realiz ed by the integrated coreless transformer technology. the 2ED020I12FA provides several protection fe atures like igbt desaturation pr otection, active miller clamping and active shut down . type package marking 2ED020I12FA pg-dso-36 2ED020I12FA
data sheet 2 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic 1 overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table of contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 list of figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 list of tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3 pin configuration and functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3.1 pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3.2 pin functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.1 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.2 supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.3 internal protection features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.3.1 undervoltage lockout (uvlo) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.3.2 ready status output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.3.3 watchdog timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.3.4 active shut-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.4 non-inverting and inverting inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.5 driver outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.6 external protection features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.6.1 desaturation protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.6.2 active miller clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.6.3 short circuit clamping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.7 reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5 electrical parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.2 operating parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.3 recommended operating parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.4.1 voltage supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.4.2 logic input and output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.4.3 gate driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.4.4 active miller clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.4.5 short circuit clamping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.4.6 dynamic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.4.7 desaturation protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.4.8 active shut down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6 insulation characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6.1 certified according to din en 60747-5-2 (vde 0884 teil 2): 2003-01. basic insulation . . . . . . . . . . 23 6.2 recognized under ul 1577 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6.3 reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7 timing diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8 package outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table of contents
data sheet 3 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic figure 1 block diagram 2ED020I12FA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 2 pg-dso-36 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3 application example bipolar supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 4 application example unipolar supply. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 5 propagation delay, rise and fall time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 6 typical switching behavior. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 7 desat switch-off behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 figure 8 uvlo behavior. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 figure 9 pg-dso-36 (plastic (green) dual small outline package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 list of figures
data sheet 4 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic table 1 pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2 absolute maximum ra tings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 3 operating parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4 recommended operating parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 5 voltage supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 6 logic input and output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 7 gate driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 8 active miller clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 9 short circuit clamping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 10 dynamic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 11 desaturation protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 12 active shut down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 13 according to din en 60747-5-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 14 recognized under ul 1577 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 list of tables
data sheet 5 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic block diagram 2 block diagram figure 1 block diagram 2ED020I12FA gnd1 inhs+ inhs- rdyhs /rsths /flths vcc1hs 2 3 4 5 6 7 1 35 34 33 32 30 vcc2hs ouths gnd2hs clamphs desaths delay tx rx decoder uvlo tx veehs2 2v encoder 9v & delay flth vcc1 vcc1 vcc1 vcc1 & & delay 1 q s r /rdyh gnd1 fltnlh rsth uvlo rx & vee2hs 1 & 1 & vcc2hs rdy2h flt2h 8 vee2hs vcc2hs 2ED020I12FA gnd1 gnd1 gnd1 gnd1 36 31 veehs2 vee2hs gnd2hs gnd1 inls+ inls- rdyls /rstls /fltls vcc1ls 12 13 14 15 16 17 11 25 23 22 21 20 vcc2ls outls gnd2ls clampls desatls delay tx rx decoder uvlo tx vee2ls 2v encoder 9v & delay fltl vcc1 vcc1 vcc1 vcc1 & & delay 1 q s r /rdyl gnd1 fltnll rstl uvlo rx & vee2ls 1 & 1 & vcc2ls rdy2l flt2l 18 vee2ls vcc2ls gnd1 gnd1 gnd1 gnd1 19 24 vee2ls vee2ls gnd2ls
data sheet 6 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic pin configuration and functionality 3 pin configuration and functionality 3.1 pin configuration table 1 pin configuration pin no. name function 1 gnd1 common ground input side 2inhs+ non inverted dr iver input high side 3 inhs- inverted driver input high side 4 rdyhs ready output high side 5 /flths inverted fault output high side 6 /rsths inverted reset input high side 7 vcc1hs positive power supply input high side 8 gnd1 common ground input side 9 nc not used, internally connected to pin 10 10 nc not used, internally connected to pin 9 11 gnd1 common ground input side 12 inls+ non inverted driver input low side 13 inls- inverted driver input low side 14 rdyls ready output low side 15 /fltls inverted fault output low side 16 /rstls inverted reset input low side 17 vcc1ls positive power supply input low side 18 gnd1 common ground input side 19 vee2ls negative power supply low side driver 20 desatls desaturation protection low side driver 21 gnd2ls signal ground low side driver 22 vcc2ls power supply low side driver 23 outls output low side driver 24 vee2ls negative power supply low side driver 25 clampls miller clamping low side driver 26 pin not existing, cut out 27 pin not existing, cut out 28 pin not existing, cut out 29 pin not existing, cut out 30 desaths desaturation protection high side driver 31 vee2hs negative power supply high side driver
data sheet 7 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic pin configuration and functionality figure 2 pg-dso-36 (top view) 3.2 pin functionality remark: xxxhs and xxxls at the end of pin name only indicates an order for description, both drivers are isolated and could be used as high si de or low side with out any preference. gnd1 common ground connection of the input side. inhs+, inls+ non inverting driver input positive control signal fo r the driver output (see figure 6 ). a minimum pulse width is defined to make the ic robust against glitches at in+. an internal pull-down-resistor ensures igbt off-state. 32 gnd2hs signal ground high side driver 33 vcc2hs power supply high side driver 34 ouths output high side driver 35 clamphs miller clamping high side driver 36 vee2hs negative power supply high side driver table 1 pin configuration (cont?d) pin no. name function rdyhs /flths inhs+ vcc1hs gnd1 inhs- gnd1 nc /rsths inls+ inls- rdyls /fltls /rstls vcc1ls nc gnd1 gnd1 vee2ls desatls gnd2ls vcc2ls outls vee2ls clampls clamphs desaths vee2hs gnd2hs vcc2hs ouths vee2hs 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 25 24 23 22 21 20 19
data sheet 8 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic pin configuration and functionality inhs?, inls? inverting driver input negative control signal fo r the driver output (see figure 6 ).. a minimum pulse width is defined to make the ic robust against glitches at inxx?. an internal pull-up-resistor ensures igbt off-state. /rsths, /rstls reset input function 1: enable/shutdown of the input chip (the igbt is off if /rstxx = low). a minimum pulse width is defined to make the ic robust against glitches at /rstxx. function 2: resets the desat-fault-state of the chip if /rstxx is low for a time t rst . an internal pull-up- resistor is used to ensure /fltxx status output. /flths, /fltls fault output open-drain output to report a desaturation error of the igbt (/fltxx is low if desaturation occurs). rdyhs, rdyls ready status output open-drain output to report the correct operation of th e device (rdyxx = high if both chips are above the uvlo level and the internal chip transmission is faultless). vcc1hs, vcc1ls positive supply 5 v power supply of the input chip vee2hs, vee2ls negative supply negative power supply pins of the ou tput chip. if no negative supply voltage is available, each pins has to be connected to its respective gnd2xx. desaths, desatls desatu ration detection input monitoring of the igbt saturation voltage (v ce ) to detect desaturation caused by short circuits. if out is high, v ce is above a defined value and a certain blanking time has expired, the desaturation protection is activated and the igbt is switched off. the blanking ti me is adjustable by an external capacitor. clamphs, clampls miller clamping ties the gate voltage to ground after the igbt has been switched off at a defined voltage to avoid a parasitic switch-on of the igbt.during turn-off , the gate voltage is monitored and the clamp output is activated when the gate voltage goes below v clamp_th . gnd2hs, gnd2ls reference ground reference ground of the output chip. ouths, outls driver output output pin to drive an igbt. the voltage is switched between vee2xx and vcc2xx. in normal operating mode vout is controlled by inxx+, inxx- and /rstxx. during error mode (uvlo, internal error or desatxx vout is driven to vee2xx independent of the input control signals. vcc2hs, vcc2ls positive supply positive power supply pi n of the output side.
data sheet 9 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic functional description 4 functional description 4.1 introduction the 2ED020I12FA is an advanced igbt dual gate driver that can be also used for driving power mos devices. control and protection functions are included to make possible the design of high reliability systems. the device consists of two galvanic separated driver. the input can be directly connected to a standard 5 v dsp or microcontroller with cmos in/output and the outp ut driver are connected to the high side and low side switch. the rail-to-rail driver outputs enables the user to provide easy clamping of the igbts gate voltage during short circuit of the igbt. so an increase of short circuit current due to the feed back via the miller capacitance can be avoided. further, a rail-to-rail output reduces power dissipation. the device also includes igbt desaturation protection with fault status outputs. two ready status outputs reports if the de vice is supplied and operates correctly. 4.2 supply the driver 2ED020I12FA is designed to support two differen t supply configurations , bipolar supply and unipolar supply. in bipolar supply the driver is typically supplied with a positive voltage of 15v at vcc2 and a negative voltage of -8v at vee2, please refer to figure 3 . negative supply prevents a dynamic turn on due to the additional charge which is generated from igbt input capacitance times negati ve supply voltage. if an appropriate negative supply voltage is used, connecting clampxx to igbt gate is redundant and therefore typically not necessary.
data sheet 10 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic functional description figure 3 application example bipolar supply for unipolar supply configuration th e driver is typically supplied with a positive voltage of 15v at vcc2. erratically dynamic turn on of the ig bt could be prevented with active miller clamp function, so clamp output is directly connected to igbt gate, please refer to figure 4 . gnd1 inhs+ inhs- rdyhs /flths /rsths vcc1hs ouths vcc2hs gnd2hs clamphs 2ED020I12FA desaths +5v vee2hs vcc1ls inls+ inls- rdyls /fltls /rstls sgnd inhs inls rdy flt rs outls vcc2ls gnd2ls clampls desatls vee2ls -8v_1 +15v_1 +15v_2 -8v_2 10r 10r 100nf 100nf 2 * 4k7 10r 10r 1k 1k 1f 1f 1f 1f 220pf 220pf
data sheet 11 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic functional description figure 4 application example unipolar supply 4.3 internal protection features 4.3.1 undervoltage lockout (uvlo) to ensure correct switching of igbts the device is equipped with undervoltage lockout for all driver outputs as well as for input section, please see figure 8 . if the power supply voltage v vcc1xx of the input section drops below v uvlol1 a turn-off signal is sent to the output driver before power-down. the igbt is switched off an d the signals at inxx+ and inxx- are ignored as long as v vcc1xx reaches the power-up voltage v uvloh1 . if the power supply voltage v vcc2xx of the output driver goes down below v uvlol2 the igbt is switched off and signals from the input chip are ignored as long as v vcc2xx reaches the power-up voltage v uvloh2 . vee2xx is not monitored. 4.3.2 ready status output the ready outputs shows th e status of three internal protection features. ? uvlo of the input chip ? uvlo of the output ch ip after a short delay ? internal signal transmis sion after a short delay it is not necessary to reset the ready signal since its st ate only depends on the status of the former mentioned protection signals. gnd1 inhs+ inhs- rdyhs /flths /rsths vcc1hs ouths vcc2hs gnd2hs clamphs 2ED020I12FA desaths +5v vee2hs vcc1ls inls+ inls- rdyls /fltls /rstls sgnd inhs inls rdy flt rs outls vcc2ls gnd2ls clampls desatls vee2ls +15v_1 +15v_2 10r 10r 100nf 100nf 2 * 4k7 10r 10r 1k 1k 1f 1f 220pf 220pf
data sheet 12 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic functional description 4.3.3 watchdog timer during normal operation the internal signal transm ission is monitored by a watchdog timer. if the transmission fails for a given time, th e igbt is switched off and the ready output reports an internal error. 4.3.4 active shut-down the active shut-down feature ensures a safe igbt off-st ate if the output chip is not connected to the power supply, igbt gate is clamped at outxx to vee2xx. 4.4 non-inverting and inverting inputs there are two possible input modes to control the igbt . at non-inverting mode inxx+ controls the driver output while inxx- is set to low. at inverting mode inxx- controls the driver output while inxx+ is set to high, please see figure 6 . a minimum input pulse width is defined to filter occasional glitches. 4.5 driver outputs the output driver sections uses only mosfets to provid e a rail-to-rail output. this feature permits that tight control of gate voltage during on-state and short circui t can be maintained as long as the drivers supply is stable. due to the low internal voltage drop, switching be havior of the igbt is predominantly governed by the gate resistor. furthermore, it reduces th e power to be dissipated by the driver. 4.6 external protection features 4.6.1 desaturation protection a desaturation protection ensures the protection of the igbt at short circ uit. when the desat voltage goes up and reaches v desat_th, the output is driven low. further, the fa ult output is activated, please refer to figure 7 . a configurable blanking time is used to allow enough time for igbt saturation. blanking time is provided by a highly precise internal current source and an external capacitor. 4.6.2 active miller clamp in a half bridge configuration the sw itched off igbt tends to dynamically turn on during turn on phase of the opposite igbt. a miller clamp allows sinking the miller current across a low impedance path in this high dv/dt situation. therefore in many a pplications, the use of a negative supply voltage can be avoided. during turn-off, the gate vo ltage is monitored and the clamp output is activated when th e gate voltage goes below v clamp_th . the clamp is designed for a miller current up to i clampl . 4.6.3 short circuit clamping during short circuit the igbts gate voltage tends to rise because of the feedback vi a the miller capacitance. an additional protection circuit connected to outxx and cl ampxx limits this voltage to a value slightly higher than the supply voltage. a current of maximum 500 ma for 10 s may be fed back to the supply through one of this paths. if higher curr ents are expected or a tighter clamping is desired external schottky diodes may be added. 4.7 reset the reset inputs have two functions.
data sheet 13 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic functional description firstly, /rstxx is in charge of setting back the fault output. if /rstxx is low longer than a given time, /fltxx will be cleared at the rising edge of /rstxx; otherw ise, it will remain unchan ged. moreover, it works as enable/shutdown of the input logic.
data sheet 14 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5 electrical parameters 5.1 absolute maximum ratings note: absolute maximum ratings are defined as rati ngs, which when being exceeded may lead to destruction of the integrated circuit. unless otherwise noted all parameters refer to gnd1. the specification for all driver signals is valid for hs an d ls with out special notice, e.g. in+ covers inhs+ as well as inls+. the si gnals from driver output side are meas ured with respect to their specific gnd2hs or gnd2ls. table 2 absolute maximum ratings 1) parameter symbol values unit note min. max. positive power supply output side v vcc2 -0.3 20 v referenced to gnd2 negative power supply output side v vee2 -12 0.3 v referenced to gnd2 maximum power supply voltage output side (v vcc2 - v vee2 ) v max2 ?28v? gate driver output v out v vee2 -0.3 v vcc2 +0.3 v ? v vcc2 + v clpout vtime< t clpmax , i out <500 ma (see table 9 ) gate driver high output maximum current i out ?2.4at = 2s gate & clamp driver low output maximum current i out ?2.4at = 2s maximum short circuit clamping time t clp ?10 s i clamp/out = 500 ma positive power supply input side v vcc1 -0.3 6.5 v ? logic input voltages (in+,in-,rst ) v logicin -0.3 vcc1 + 0.3 v ? 6.5 v ? opendrain logic output voltage (flt ) v flt# -0.3 6.5v v ? opendrain logic output voltage (rdy) v rdy -0.3 6.5v v ? opendrain logic output current (flt ) i flt# ?10ma? opendrain logic output current (rdy) i rdy ?10ma? pin desat voltage v desat -0.3 v vcc2 +0.3 v referenced to gnd2
data sheet 15 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters pin clamp voltage v clamp v vee2 -0.3 v vcc2 +0.3 v ? v vee2 -0.3 v vcc2 + v clpclamp vtime< t clpmax , i clamp <500 ma (see table 9 ) junction temperature t j -40 150 c ? storage temperature t s -55 150 c ? power dissipation, per input part p d, in ? 100 mw 2) @ t a = 25c power dissipation, per output part p d, out ? 400 mw 2) @ t a = 25c power dissipation, total p d, tot ? 1000 mw 2) @ t a = 25c thermal resistance (input part) r thja,in ? 375 k/w 2) @ t a = 25c, p d, in_hs+ls = 200 mw, p d, out_hs+ls = 800 mw thermal resistance (output part) r thja,out ? 110 k/w 2) @ t a = 25c, p d, in_hs+ls = 200 mw, p d, out_hs+ls = 800 mw esd capability v esd ?1 kvhuman body model 3) 1) not subject to production test. absolute maximum ratings are verified by design / characterization 2) ic power dissipation is derated linear ly at 12 mw/c above 65c. thermal perf ormance may change significantly with layout and heat dissipation of components in close proximity. 3) according to eia/jesd22-a114-b (disch arging a 100 pf capacitor through a 1.5 k series resistor). table 2 absolute maximum ratings (cont?d) 1) parameter symbol values unit note min. max.
data sheet 16 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.2 operating parameters note: within the operating range the ic operates as described in the functional description. unless otherwise noted all parameters refer to gnd1. the specification for all driver signals is valid for hs and ls with out special notice, e.g. in+ covers inhs + as well as inls+. the signals from driver output side are measured with respect to their specific gnd2hs or gnd2ls. 5.3 recommended op erating parameters note: unless otherwise noted all parame ters refer to gnd1. the specificatio n for all driver signals is valid for hs and ls with out special noti ce, e.g. in+ covers inhs+ as well as inls+. the signals from driver output side are measured with respect to their specific gnd2hs or gnd2ls. table 3 operating parameters parameter symbol values unit note min. max. positive power supply output side v vcc2 13 20 v referenced to gnd2 negative power supply output side v vee2 -12 0 v referenced to gnd2 maximum power supply voltage output side ( v vcc2 - v vee2 ) v max2 ?28v? positive power supply input side v vcc1 4.5 5.5 v ? pin clamp voltage v clamp v vee2 v vcc2 v referenced to gnd2 pin desat voltage v desat 0 v vcc2 v referenced to gnd2 ambient temperature t a -40 125 c ? common mode transient immunity |d v iso /dt| ? 50 kv/ s @ 500 v, 1) 1) the parameter is not subject to production test - verified by design/characterization table 4 recommended operating parameters parameter symbol value unit note / test condition positive power supply output side v vcc2 15 v referenced to gnd2 negative power supply output side v vee2 -8 v referenced to gnd2 positive power supply input side v vcc1 5vreferenced to gnd1
data sheet 17 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.4 electrical characteristics note: the electrical characteristics involve the spread of values for the supply vo ltages, load and junction temperatures given below. typical values repr esent the median values, which are related to production processes at t = 25c. unless otherwise noted all voltages are given with respect to gnd. the specification for all driver signals is valid for hs and ls with out special notice, e.g. in+ covers inhs+ as well as inls+. the sign als from driver output side are measured with respect to their specific gnd2hs or gnd2ls. 5.4.1 voltage supply table 5 voltage supply parameter symbol values unit note min. typ. max. uvlo threshold input chip v uvloh1 ?4.14.3v? v uvlol1 3.5 3.8 ? v ? uvlo hysteresis input chip ( v uvloh1 - v uvlol1 ) v hys1 0.15 ? ? v ? uvlo threshold output chip v uvloh2 ? 12.0 12.6 v ? v uvlol2 10.4 11.0 ? v ? uvlo hysteresis output chip ( v uvloh1 - v uvlol1 ) v hys2 0.7 0.9 ? v ? quiescent current input chip i q1 ?79ma v vcc1 = 5 v in+ = high, in- = low =>out = high, rdy = high, /flt = high quiescent current output chip i q2 ?46ma v vcc2 = 15 v v vee2 = -8 v in+ = high, in- = low =>out = high, rdy = high, /flt = high
data sheet 18 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.4.2 logic input and output table 6 logic input and output parameter symbol values unit note min. typ. max. in+,in-, rst low input voltage v in+l , v in-l , v rstl# 0?1.5v? in+,in-, rst high input voltage v in+h , v in-h , v rsth# 3.5 ? v vcc1 v? in-, rst input current i in- , i rst# ? 100 400 a v in- = gnd1 v rst# = gnd1 in+ input current i in+ , ? 100 400 a v in+ = vcc1 rdy,flt pull up current i prdy , i pflt# ? 100 400 a v rdy = gnd1 v flt# = gnd1 input pulse suppression in+, in- t minin+ , t minin- 30 40 ? ns input pulse suppression rst for enable/shutdown t minrst 30 40 ? ns ? pulse width rst for resetting flt t rst 800 ? ? ns ? flt low voltage v fltl ? ? 300 mv i sink(flt#) = 5 ma rdy low voltage v rdyl ? ? 300 mv i sink(rdy) = 5 ma
data sheet 19 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.4.3 gate driver 5.4.4 active miller clamp table 7 gate driver parameter symbol values unit note min. typ. max. high level output voltage v outh1 v cc2 -1.2 v cc2 -0.8 ? v i outh = -20 ma v outh2 v cc2 -2.5 v cc2 -2.0 ? v i outh = -200 ma v outh3 v cc2 -9 v cc2 -5 ? v i outh = -1 a v outh4 v cc2 -10 ? v i outh = -2 a 1) 1) not subject to production test. absolute maximum ratings are verified by design / characterization high level output peak current i outh -1.5 -2.0 ? a in+ = high, in- = low; out = high low level output voltage v outl1 ? v vee2 +0.04 v vee2 +0.09 v i outl = 20 ma v outl2 ? v vee2 +0.3 v vee2 +0.85 v i outl = 200 ma v outl3 ? v vee2 +2.1 v vee2 +5 v i outl = 1 a v outl4 ? v vee2 +7 ? v i outl = 2 a 1) low level ou tput peak current i outl 1.5 2.0 ? a in+ = low, in- = low; out = low, v vcc2 = 15 v, v vee2 = -8 v table 8 active miller clamp parameter symbol values unit note min. typ. max. low level clamp voltage v clampl1 ? v vee2 +0.03 v vee2 +0.08 v i clamp = 20 ma v clampl2 ? v vee2 +0.3 v vee2 +0.8 v i clamp = 200 ma v clampl3 ? v vee2 +1.9 v vee2 +4.8 v i clamp = 1 a low level clamp current i clampl 2??a 1) 1) the parameter is not subject to production test - verified by design/characterization clamp threshold voltage v clamp_th 1.6 2.1 2.4 v related to vee2
data sheet 20 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.4.5 short circuit clamping 5.4.6 dynamic characteristics table 9 short circuit clamping parameter symbol values unit note min. typ. max. clamping voltage (out) ( v out - v vcc2 ) v clpout ? 0.8 1.3 v in+ = high, in- = low, out = high i out = 500 ma pulse test, t clpmax = 10 s) clamping voltage (clamp) ( v vclamp - v vcc2 ) v clpclamp ? 1.3 ? v in+ = high, in- = low, out = high i clamp = 500 ma (pulse test, t clpmax = 10 s) 1) 1) not subject to production test. absolute maximum ratings are verified by design / characterization ? 0.7 1.1 v in+ = high, in- = low, out = high i clamp = 20 ma table 10 dynamic characteristics 1) parameter symbol values unit note min. typ. max. input in to output propa- gation delay on t pdon 145 170 195 ns c load = 100 pf v in+ = 50%, v out =50% @ 25c input in to output propa- gation delay off t pdoff 145 165 190 ns input in to output propa- gation delay distortion ( t pdoff - t pdon ) t pdisto -35 -5 25 ns input in to output propa- gation delay on variation due to temp t pdont 160 190 220 ns c load = 100 pf v in+ = 50%, v out = 50% @ 125c input in to output propa- gation delay off variation due to temp t pdofft 165 195 225 ns input in to output propa- gation delay distortion ( t pdoff - t pdon ) t pdistot -25 5 35 ns
data sheet 21 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters input in to output propa- gation delay on variation due to temp t pdont 135 165 195 ns c load = 100 pf v in+ = 50%, v out = 50% @ -40c input in to output propa- gation delay off variation due to temp t pdofft 125 155 185 ns input in to output propa- gation delay distortion ( t pdoff - t pdon ) t pdistot -40 -10 20 ns rise time t rise 10 30 60 ns c load = 1 nf v l 10%, v h 90% 200 400 800 ns c load = 34 nf v l 10%, v h 90% fall time t fall 10 50 90 ns c load = 1 nf v l 10%, v h 90% 200 350 600 ns c load = 34 nf v l 10%, v h 90% 1) measured under the following conditions: v vcc1 =5v, v vee2 =-8v, v vcc2 =15v table 10 dynamic characteristics 1) (cont?d) parameter symbol values unit note min. typ. max.
data sheet 22 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic electrical parameters 5.4.7 desaturation protection 5.4.8 active shut down table 11 desaturation protection parameter symbol values unit note min. typ. max. blanking capacitor charge current i desatc 450 500 550 a v vcc2 =15 v, v vee2 =- 8 v v desat = 2 v blanking capacitor discharge current i desatd 9.0 14 ? ma v vcc2 =15 v, v vee2 = -8 v v desat = 6 v desaturation reference level v desat_th 8.3 9 9.5 v v vcc2 = 15 v desaturation filter time t desatfilter ? 250 ? ns v vcc2 = 15 v, v vee2 = -8 v v desat = 9 v 1) 1) not subject to production test. this parame ter is verified by design / characterization desaturation sense to out low delay t desatout ? 350 430 ns v out = 90% c load = 1 nf desaturation sense to flt low delay t desatflt ??2.25 s v flt# = 10%; i flt # = 5 ma desaturation low voltage v desatl 0.4 0.6 0.95 v in+ = low, in- = low, out = low leading edge blanking t desatleb ? 400 ? ns 1) table 12 active shut down parameter symbol values unit note min. typ. max. active shut down voltage v actsd ??2.0v i out = -200 ma, v cc2 open, referenced to vee2
data sheet 23 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic insulation characteristics 6 insulation characteristics insulation characteristics are guaran teed only within the safety maximu m ratings which must be ensured by protective circuits in application. surface mount classification is cl ass a in accordance with ceccoo802. this coupler is suitable for ?basic insulation? only within the safety ratings. complian ce with the safety ratings shall be ensured by means of suitable protective circuits. 6.1 certified according to di n en 60747-5-2 (vde 0884 teil 2): 2003-01. basic insulation 6.2 recognized under ul 1577 6.3 reliability for qualification report plea se contact your local infineon technologies office. table 13 according to din en 60747-5-2 description symbol characteristics unit installation classification per en 60664-1, table 1 for rated mains voltage 150 v rms for rated mains voltage 300 v rms for rated mains voltage 600 v rms i-iv i-iii i-ii ? climatic classification 55/125/21 ? pollution degree (en 60664-1) 2 ? minimum external clearance between input and driver section clr 8.2 mm minimum external creepage between input and driver section cpg 8.2 mm minimum external clearance between hs- and ls-driver output 2.75 mm minimum external creepage between hs- and ls-driver output 2.85 mm minimum comparative tracking index cti 175 maximum repetitive insulation voltage v iorm 1420 v peak highest allowable overvoltage v iotm 6000 v peak maximum surge insulation voltage v iosm 6000 v table 14 recognized under ul 1577 description symbol characteristics unit insulation withstand voltage / 1 min v iso 3750 v rms insulation test voltage / 1 s v iso 4500 v rms
data sheet 24 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic timing diagrams 7 timing diagrams figure 5 propagation delay, rise and fall time figure 6 typical switching behavior in+ out t pd on 50 % 50 % t pd off 10 % 90 % t rise t fall out /rst in+ in-
data sheet 25 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic timing diagrams figure 7 desat switch-off behavior figure 8 uvlo behavior v de sat_t h >t rstmin out desat in+ /flt /rst t pdon t de sat flt t de sat out t de sat fil te r t de sat leb t pdon t de sat leb t pdoff out /rst in+ vcc2 vcc1 rdy /flt esd diode conduction v uvloh2 v uvlol2 v uvloh1 v uvlol1
data sheet 26 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic package outlines 8 package outlines figure 9 pg-dso-36 (plastic (green) dual small outline package) 0.504 0.104 0.016 0.013 0.417 0.299 0.035 0.018 millimeters l t1 h ccc f3 f2 f1 ddd d dim a2 a b c e e1 n e - min 32 0.020 0.004 0.007 0.010 0 8 2.45 max inches 32 0.026 bsc 0.496 min - 0.089 0.010 0.009 0.394 0.291 max 0.096 scale 1.0 0 2mm 0 1.0 2.25 2.65 0.41 0.32 12.80 10.60 7.60 7.40 10.00 12.60 0.23 0.25 0.90 0.50 0.45 0.25 8 0 0.17 0.10 0.65 bsc 02 issue date 25.03.2011 document no. z8b00159298 european projection revision 9.73 0.45 1.67 0.383 0.018 0.066 footprint a1 0.20 0.004 0.008 0.10 0 8 8 0 t
data sheet 27 rev. 3.1 2016-04-05 2ED020I12FA dual igbt driver ic trademarks of infineon technologies ag aurix?, bluemoon?, c166?, canp ak?, cipos?, cipurse?, comn eon?, econopack?, coolmos?, coolset?, corecontrol?, crossave?, dave?, ea sypim?, econobridge?, econodual?, econopim?, eicedriver?, eupec?, fcos?, hitfet?, hybridpack ?, i2rf?, isoface?, isop ack?, mipaq?, modstack?, my-d?, novalithic?, omni tune?, optimos?, origa?, primarion?, primepack?, primestack?, pro-sil?, profet?, rasic?, reversave?, satric?, sieget?, sindrion?, sipmos?, smarti?, smartlewis?, solid flash?, tempfet?, thinq!?, trenchstop?, tricore?, x-gold?, x-pmu?, xmm?, xposys?. other trademarks advance design system? (ads) of agilent technologi es, amba?, arm?, multi-ice?, keil?, primecell?, realview?, thumb?, vision? of arm limited, uk. autosar? is licensed by autosar development partnership. bluetooth? of bluetooth sig inc. cat-iq ? of dect forum. colossus?, firstgps? of trimble navigation ltd. emv? of emvco, llc (visa holdings inc.). epcos? of epcos ag. flexgo? of microsoft corporation. flexray? is licensed by flexray consortium. hypertermina l? of hilgraeve incorporated. iec? of commission electrotechnique internationale. irda? of infrared data association corporation. iso? of international organization for st andardization. matlab? of math works, inc. maxim? of maxim integrated products, inc. microtec?, nucleus? of me ntor graphics corporation. mifare? of nxp. mipi? of mipi alliance, inc. mips? of mips technologies , inc., usa. murata? of murata manufacturing co., microwave office? (mwo) of applied wave research inc., omnivision? of omnivision technologies, inc. openwave? openwave systems inc. red hat? red hat, inc. rfmd? rf micr o devices, inc. sirius? of sirius satellite radio inc. solaris? of sun microsystems, inc. spansion? of spansion llc ltd. symbian? of symbian software limited. taiyo yuden? of taiyo yu den co. teaklite? of ceva, inc. tektronix? of tektronix inc. toko? of toko kabushiki kaisha ta. unix? of x/open company limited. verilog?, palladium? of cadence design systems, inc. vlynq? of texas instruments incorporated. vxworks?, wind river? of wind river systems, inc. zetex? of diodes zetex limited. last trademarks update 2010-10-26 revision history page or item subjects (major ch anges since prev ious revision) rev 3.1, 2016-04-05 rev 3.0, 2015-11-27 all update latest template page 7 removed figure 1 ?typical application?. page 5 updated figure 1 . page 7 updated inhs+ and inls+ description. page 8 updated inhs- and inls- description. page 14 updated table 2 . page 16 updated table 3 . page 18 updated table 6 . page 19 updated table 7 (added footnote). page 20 updated table 9 (added footnote).
trademarks of infineon technologies ag hvic?, ipm?, pfc?, au-convertir?, aurix? , c166?, canpak?, cipos?, cipurse?, cooldp ?, coolgan?, coolir?, coolmos?, coolset?, coolsic?, dave?, di-pol?, directfet?, drblade?, easypim?, econobridge?, ec onodual?, econopack?, econopim?, eicedriver?, eupec?, fcos?, ga npowir?, hexfet?, hitfet?, hybridpack?, imotion?, iram?, isoface?, isopack?, ledrivir?, li tix?, mipaq?, modstack?, my-d?, novalithic?, o ptiga?, optimos?, origa?, powiraudio?, powirstage?, primepack?, primestack?, pr ofet?, pro-sil?, rasic?, real 3?, smartlewis?, solid flas h?, spoc?, strongirfet?, supirbuck?, tempfet?, trenchstop?, tricore?, uhvic?, xhp?, xmc?. trademarks updated november 2015 other trademarks all referenced product or service names and trademarks are the proper ty of their respective owners. edition 2016-04-05 published by infineon technologies ag 81726 munich, germany ? 2016 infineon technologies ag. all rights reserved. do you have a question about any aspect of this document? email: erratum@infineon.com important notice the information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("beschaffenheitsgarantie"). with respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, infineon technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. in addition, any information given in this document is subject to customer's comp liance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of infineon technologies in customer's applications. the data contained in this document is exclusively intended for technically trained staff. it is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. for further information on technology, delivery terms and conditions and prices, please contact the nearest infineon technologies office ( www.infineon.com ). warnings due to technical requirements products may contain dangerous substances. for information on the types in question please contact your nearest infineon technologies office. except as otherwise explicitly approved by infineon technologies in a written document signed by authorized representatives of infineon technologies, infineon technologies? products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury. please read the important notice and warnings at the end of this document


▲Up To Search▲   

 
Price & Availability of 2ED020I12FA

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X